This software-defined radio reference design implements a 40-channel digital receiver system that integrates reprogrammable FPGAs with high-speed DSPs to deliver 1 GHz data rates in 10 kHz frequency increments. The hardware-in-the loop design methodology allows the developer to design and download a whole system to hardware in hours. Each design iteration can be implemented and tested in less than a day.